

Clean Copy of Claims

The following is a clean copy of amended claims 1, 8 and 12.

Sub B1
1. An integrated circuit including an embedded memory and a built-in self-test arrangement including
3 means for storing test instructions including means for discriminating a source of a test
4 command and receiving test instructions provided from an external tester,
5 means for generating default test instructions, and
6 means for supplying said default test instructions to said means for storing test
7 instructions.

Sub B2
8. An electronic system including an integrated circuit having a built-in self-test arrangement therein, said integrated circuit including
3 means for storing test instructions including means for discriminating a source of a test
4 command and receiving test instructions provided from an external tester,
5 means for generating default test instructions in absence of instructions from an external
6 tester, and
7 means for supplying said default test instructions to said means for storing test
8 instructions.

Sub C
12. A method of performing system level tests on an electronic system including an integrated
2 circuit having a built-in self-test (BIST) arrangement therein for performing manufacturing level
3 and board level testing and including means for storing a test algorithm, said method comprising
4 steps of
5 discriminating a source of a test command,
6 providing a system level test algorithm from said BIST arrangement in absence of
7 instructions from an external tester,

Serial No.:09/625,996

Docket No.: 00750425AA

Page 9

8

transferring said system level test algorithm to said means for storing a test algorithm in

9

said BIST arrangement, and

10

operating said BIST arrangement using said system level test algorithm.
